## Vivekananda College of Engineering & Technology, Puttur

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to VTU, Belagavi & Approved by AICTE New Delhi

Rev 1.10 

CSE> 

<21.05.2021>

## **CONTINUOUS INTERNAL EVALUATION- 1**

Dept: CSE	Sem / Div: 4CS A & B	Sub: Microcontroller &	S Code: 18CS44			
		<b>Embedded Systems</b>				
Date: 25.05.2021	Time: 3:00-4:30	Max Marks: 50	Elective: N			
Note: Answer any 2 full questions, choosing one full question from each part.						

-

CRM08

	Q N	Questions	Marks	RBT	COs		
	LN_	PART A					
1	a	Explain ARM core data flow model with neat diagram.	9	L2	CO1		
Г	-	List and explain seven ARM processor modes. Also, explain ARM	9	L2	CO1		
		core changing from user mode to interrupt request mode on an					
		exception, with a neat diagram					
	c	Differentiate: Microprocessors vs Microcontrollers.	7	L3	CO1		
		OR					
2		What is pipeline? Compare ARM7 three-stage pipeline, ARM9 five-	9	L2	CO1		
	stage pipeline, and ARM10 six-stage pipeline.						
	b	Explain Exception or Interrupt. Narrate Interrupt Vector Table.	9	L2	CO1		
c Discuss hardware extensions for ARM core.		7	L3	CO1			
PART B							
3	a	Explain single-register load-store addressing modes with examples.	9	L3	CO2		
	b	Explain program status register instructions. Also, Write a code	9	L3	CO2		
	fragment to –						
		(i) Copy the cpsr into register r1					
		(ii) Clear bit 7 of r1					
		(iii) Copy the register r1 back to cpsr	7				
	c	Explain the following ARM Instructions with examples:		L2	CO2		
		A) BIC B) STMIB					
		C) MRS D) LDMIA					
		E) SWP F) LDR G) MUL					
OR							
4	a	With neat diagram and example, explain block memory transfer in the		L3	CO2		
L		memory map using load-store multiple instructions.					
	b	Explain stack operation of ARM processors. Also explain the load-	9	L3	CO2		
		store multiple addressing aliases available to support stack operations.					
	c	c Explain software interrupt instruction with an example.		L2	CO2		